Amdt. dated October 19, 2007

Reply to Office Action of July 23, 2007

This listing of claims replaces all prior versions, and listings of claims in the instant application:

Listing of Claims:

- 1. 20. (Cancelled)
- 21. (Currently Amended) A method comprising:

speculatively locking a resource to be accessed by speculative execution of a first instruction[[,]] in an instruction pipeline; and

wherein the locking is performed prior to determining, after said locking, whether a hazard exists between anthe accessing portion of the first instruction, when executed in said instruction pipeline, and a portion of a second instruction based, at least in part, on order of the first instruction with respect to the second instruction as indicated in an entry for said first instruction in a buffer of a load/store unit of a processor including said instruction pipeline.

- 22. (Currently Amended) The method of claim 21 wherein the locking is performed prior to the first instruction entering a trap stage of ansaid instruction pipeline.
- 23. (Previously Presented) The method of claim 21 wherein the first instruction is an atomic instruction including a portion to lock the resource and a portion to unlock the resource.
- 24. (Previously Presented) The method of claim 21 wherein the hazard includes a read-after-write hazard.

Amdt. dated October 19, 2007

Reply to Office Action of July 23, 2007

25. (Currently Amended) The method of claim 21 wherein the locking includes:

locking the resource during an effective address calculation stage of <u>ansaid</u> instruction pipeline.

- 26. (Previously Presented) The method of claim 21 wherein the locking includes locking at least a portion of a cache.
- 27. (Previously Presented) The method of claim 21 wherein the locking includes locking at least one memory address.
- 28. (Currently Amended) The method of claim 21 further comprising unlocking the resource no later than a time at which the first instruction exits ansaid instruction pipeline, regardless of whether the first instruction is cancelled.
- 29. (Currently Amended) The method of claim 28 wherein said unlocking the resource includes:

unlocking the resource in the normal course of executing the <u>firstcomputer</u> instruction.

30. (Currently Amended) The method of claim 28 wherein said unlocking the resource includes:

preventing a write portion of the first instruction from altering information held in at least a portion of the resource.

- 31. (Currently Amended) The method of claim 30 wherein said preventing a write portion from altering information includes suppressing writing a value to an architectural storage location.
 - 32. (Currently Amended) A processor comprising:

Amdt. dated October 19, 2007

Reply to Office Action of July 23, 2007

at least one processing core to speculatively lock a resource in response to speculative execution of an access portion of a first instruction in a pipeline of said processing core prior to determining whether a hazard exists between the access portion and a portion of a second instruction based, at least in part, on order of the first instruction with respect to the second instruction as indicated in an entry for said first instruction in a buffer of a load/store unit of said processor.

- 33. (Previously Presented) The processor of claim 32 further comprising a plurality of processing cores, wherein respective processing cores are adapted to lock the resource in response to respective accesses by respective first instructions prior to determining whether a hazard exists between the respective accesses and the second instruction.
- 34. (Currently Amended) The processor of claim 32 wherein said at least one processing core is adapted to lock the resource prior to the first instruction entering a trap stage of asaid pipeline.
- 35. (Previously Presented) The processor of claim 32 wherein said at least one processing core is adapted to implement an atomic instruction, wherein implementing the atomic instruction includes locking the resource and unlocking the resource.
- 36. (Currently Amended) The processor of claim 32 wherein said at least one processing core is adapted to locklocks the resource before it is determined if a read-after-write hazard exists.

Amdt. dated October 19, 2007

Reply to Office Action of July 23, 2007

37. (Currently Amended) The processor of claim 32 wherein said at least one processing core is adapted to locklocks the resource during an effective address calculation stage of asaid pipeline.

- 38. (Currently Amended) The processor of claim 32 further including a cache, and wherein locking a resource includes lockingsaid at least one processing core is adapted to lock at least a portion of the cache.
- 39. (Currently Amended) The processor of claim 32 wherein said at least one processing core further includes an output coupled to a memory, and wherein said at least one processing core is adapted to locklocking a resource includes locking at least one memory address.
- 40. (Currently Amended) The processor of claim 32 further comprising logic to unlock the resource no later than a time at which the first instruction exits an instruction said pipeline, regardless of whether the first instruction is cancelled.
- 41. (Previously Presented) The processor of claim 40 wherein the processor includes logic to prevent a write portion of the first instruction from altering information held in at least a portion of the resource if the first instruction is cancelled.
 - 42. (Currently Amended) A processor adapted to:
 speculatively dispatch a load operation to a cache
 unit; prior to

<u>determinedetermining</u>, following said speculative <u>dispatch</u>, whether read-after-write hazards associated with the load operation are present <u>based</u> on information in an

Amdt. dated October 19, 2007

Reply to Office Action of July 23, 2007

entry in a load buffer for said load operation; and adapted to

handle a datum from the cache unit for the speculatively dispatched load operation based, at least in part, on the determining.

- 43. (Previously Presented) The processor of claim 42 wherein the processor is adapted to lock a resource associated with the load operation concurrently with dispatching the load operation.
- 44. (Previously Presented) The processor of claim 43 wherein the processor is further adapted to unlock the resource associated with the load operation no later than a time at which an instruction implementing the load operation exits an instruction pipeline, regardless of whether the instruction is cancelled before exiting the instruction pipeline.
 - 45. (Currently Amended) A processor comprising:

 means for determining whether a hazard exists between an access to a resource to be performed by a first instruction upon execution of said first instruction in a pipeline and execution of a second instruction based, at least in part, on order of the first instruction with respect to the second instruction as indicated in an entry for said first instruction in a buffer of a load/store unit of said processor; and

means for locking the resource prior to <u>said means</u> for determining <u>determining</u> whether the hazard existsbased, at least in part, on order of the first instruction with respect to the second instruction.

46. (Currently Amended) The processor of claim 45 wherein the locking means includes means for locking the resource prior

Amdt. dated October 19, 2007

Reply to Office Action of July 23, 2007

to the first instruction entering a trap stage of an instructionsaid pipeline.

- 47. (Previously Presented) The processor of claim 45 wherein the first instruction is an atomic instruction including a portion to lock the resource and a portion to unlock the resource.
- 48. (Previously Presented) The processor of claim 45 wherein the determining means includes means for determining whether a read-after-write hazard exists.
- 49. (Currently Amended) The processor of claim 45 wherein the locking means includes:

means for locking the resource during an effective address calculation stage of an instructionsaid pipeline.

- 50. (Previously Presented) The processor of claim 45 wherein the locking means includes means for locking at least a portion of a cache.
- 51. (Previously Presented) The processor of claim 45 wherein the locking means includes means for locking at least one memory address.
- 52. (Currently Amended) The processor of claim 45 further comprising means for unlocking the resource no later than a time at which the first instruction exits an instruction said pipeline, regardless of whether the first instruction is cancelled.
- 53. (Previously Presented) The processor of claim 52 wherein the unlocking means includes:

Amdt. dated October 19, 2007

Reply to Office Action of July 23, 2007

means for unlocking the resource in the normal course of executing the first instruction.

54. (Previously Presented) The processor of claim 52 wherein the unlocking means includes:

means for preventing a write portion of the first instruction from altering information held in at least a portion of the resource.

- 55. (Previously Presented) The processor of claim 54 wherein the preventing means includes means for suppressing writing of a value to an architectural storage location.
- 56. (Currently Amended) A method of speculatively locking a resource in a processor, the method comprising:

dispatching for <u>speculative</u> execution a load operation prior to determining whether a hazard exists between the load operation and a store operation indicated in a buffer;

locking a resource of the load operation incident with execution of the load operation;

determining whether the hazard exists <u>based on</u> information in an entry in a load buffer for said load operation; and

handling a datum returned for the load operation based, at least in part, on the determining.

- 57. (Previously Presented) The method of claim 56 further comprising discarding the datum if it is determined the hazard exists.
- 58. (Previously Presented) The method of claim 56 further comprising unlocking the resource after the datum is returned.